

# TENTATIVE DEVICE SPECIFICATION

# D3

28-04-83


TYPE: Commercial No. SAA 7010  
Development No. M4293

FUNCTION: DEMODulator for Compact Disc Digital Audio System  
(see Appendix 1 for System Description)

PROCESS: N-MOS

SUPPLY VOLTAGE:  $5V \pm 10\%$   $12V \pm 10\%$   $-2.5V \pm 0.5V$

PACKAGE: 28 pin Plastic SOT 117A  
Cerdil SOT 87B



### Pin Configuration:

| Pin | Signal      | Type          | Pin | Signal       | Type   |
|-----|-------------|---------------|-----|--------------|--------|
| 1   | VBB         | Supply        | 15  | VDD2         | Supply |
| 2   | SDATA       | Output        | 16  | OA1          | Input  |
| 3   | SBCL        | Output        | 17  | OA2          | Input  |
| 4   | SWCL        | Output        | 18  | OA3          | Output |
| 5   | P           | Output        | 19  | VSS ANALOGUE | Supply |
| 6   | HFD/TEST    | Input         | 20  | VCO1         | Input  |
| 7   | HFI1        | Input         | 21  | VCO2         | Output |
| 8   | FB          | Output        | 22  | CEFM         | Output |
| 9   |             | Not Connected | 23  | FD           | Output |
| 10  | HFI2        | Input         | 24  | FSDE         | Output |
| 11  | CRI         | Input         | 25  | SSDE         | Output |
| 12  | PD2         | Output        | 26  | CLDE         | Output |
| 13  | PD1         | Output        | 27  | DADE/DEFM    | Output |
| 14  | VSS DIGITAL | Supply        | 28  | VDD1         | Supply |

ALL RIGHTS RESERVED  
 REPRODUCTION OR TRANSMISSION  
 PARTS IN ANY FORM WITHOUT  
 WRITTEN PERMISSION IS PROHIBITED

|                          |                |          |          |
|--------------------------|----------------|----------|----------|
| FUNCTION:                | COMP: SAA 7010 | DATE:    | 3.2.82   |
| Compact Disc Demodulator | EXP: M4293     |          | 23.2.82  |
| DESIGNED BY: L. Braathem |                |          | 16.11.81 |
|                          | 1              | 50       | 19       |
|                          |                | 13.07.82 | 5.1.83   |

GENERAL DESCRIPTION: (See Block Diagram - Figure 1)

The M4293 Demodulator I.C. forms the front-end of the Compact Disc Digital Audio decoding system, supplying demodulated data and timing signals to the Error Corrector M4280 and the subcoding microprocessor.

The detected signal from the disc is amplified and filtered externally and then converted to a digital signal via the level detector. This is an adaptive data slicer which relies on the nature of the modulation system to determine the optimum slicing level.

A frequency detector and a phase detector provide the coarse and fine control signals for the phase locked loop (PLL) system. The gain is supplied by an internal operational amplifier which drives a voltage controlled oscillator (VCO) running at twice the input data rate which is nominally 4.3218MHz. The oscillator output is divided by 2 within the main clock generator which then clocks the input shift register and the timing chain. This clock signal completes the PLL loop when it is compared with the incoming data in the phase detector.

After the phase detector the data is clocked into the 23 bit input shift register to enable the frame sync pattern to be detected. Also, a minimum and maximum data length detector provides frequency limit signals (Tmin and Tmax) for the frequency detector.

The frame sync. signal is used to reset the +588 slave counter which, together with a +17 symbol rate counter, supplies timing signals for clocking the Eight to Fourteen Modulation (EFM) decoder\* and the subcoding outputs. The data is read from the input shift register in symbols of 14 bits which are latched and then decoded into 8 bit data words. The subcoding part consists of only one word per frame (see Figure 2), therefore the output (SDATA) is a burst of 8 bits of data accompanied by a 2.1609MHz burst clock signal (SBCL) - see Figure 4. One bit of this subcoding output data is replaced by a subcoding frame sync bit (SF) which is decoded from either of two special EFM codes. The displaced bit is known as the Pause or P bit and is latched to its own output via a debounce circuit to remove erroneous changes.

The +588 slave counter also provides a sync. coincidence pulse which occurs when two detected sync pulses are precisely one frame length apart (588 clock cycles). This is used by the lock indication counter as an 'in-lock' signal to reset the counter and disable the frequency detector output (FD). If the system goes out of lock for any reason and the sync. pulses cease then the lock indication counter will count frame periods and after 63 frames will enable the frequency detector output.

The sync. coincidence pulse is also used via a delay line to reset the protected +588 master counter. The counter is prevented from accidental reset by erroneous sync. patterns by accepting only coincident sync. pulses or sync. pulses which occur during a predetermined 'window' at the beginning of each frame. This window is wide enough to allow for PLL bit slips, but narrow enough to avoid false sync. signals generated by corrupt data. This counter may be allowed to free-run by taking CRI input low, which inhibits the reset signal.

The +588 master counter, together with a second +17 symbol rate counter, is used to time the data and clock signals to ERCO (see Figure 3). In this way, even if the data has been corrupted, the timing signals are correct and only re-synchronised after a complete frame has been sent to the Error Corrector.

The data to ERCO (DADE) consists of 32 8-bit symbols per frame with half bit gaps between each symbol and a much longer gap during the frame sync. period. It is this longer gap that will change in length when corrupt data upsets the timing system

\*see Appendix II

|  |                           |                |      |        |
|--|---------------------------|----------------|------|--------|
|  | FUNCTION:                 | COMM: SAA 7010 | DATE | 5.1.83 |
|  | Compact Disc Demodulator  | EXP: M4293     |      |        |
|  | ISSUED BY: D. Braithwaite | 2 SH SH 19     |      |        |

PIN DESCRIPTION

| <u>Pin No.</u> | <u>Name</u> | <u>Description</u>  |
|----------------|-------------|---|
| 1              | VBB         | -2.5V. Back Bias Supply.  |
| 2              | SDATA       | Push-pull output for subcoding data. An 8 bit burst of data (including a 1 bit subcoding frame sync) is output serially once per frame coincident with SBCL (see Figure 4)  |
| 3              | SBCL        | Push-pull output for subcoding bit clock. An 8 bit burst clock at nominally 2.1609MHz which is used to synchronise the subcoding data (see Figure 4)  |
| 4              | SWCL        | Push-pull output for subcoding word clock. A square wave signal at data frame rate (7.35KHz) used to synchronise the subcoding words and the pause (P) bit. (see Figure 4)  |
| 5              | P           | Push-pull output for the subcoding Pause bit. This signal is derived from the encoded subcoding word and is used to indicate a music pause. A debounce circuit is incorporated to eliminate erroneous data. (see Figure 4)  |
| 6              | HFD/TEST    | Three level input pin combining the functions of High Frequency Detector input and Test input. When this signal is greater than 2.4V but less than 6.5V then the frequency detector output (FD) and the phase detector are enabled. However, if this signal is connected to VDD2, FD is converted to an input for synchronising the clock generator and the feedback from the level detector (FB & FB) is enabled continuously. |
| 7              | HFI1        | Input to the Level Detector. A signal of between 0.25V and 2.5V peak-peak is required to drive the Level Detector correctly.  |
| 8              | FB          | Current feedback from the Level Detector. This output is a current source of nominally 150uA which changes polarity as the input level crosses the input threshold voltage of nominally 2V  |
| 9              |             | This pin is not used and has no internal connection.  |
| 10             | HFI2        | Alternative input to the level detector. This input has been included to make the M4293 plug-in compatible with the M4290.  |
| 11             | CRI         | Input pin for Counter Reset Inhibit signal which when low, allows the +588 master counter to free-run. At the same time pin 27 will be converted to DEFM output. To ensure correct functioning of this counter; during start-up this input should be taken high for about 10mS.   |

ALL RIGHTS STRICTLY RESERVED  
 REPRODUCTION OR ISSUE TO THIRD  
 PARTIES IN ANY FORM WHATSOEVER  
 WITHOUT THE WRITTEN PERMISSION OF  
 MULLARD LIMITED IS PROHIBITED

|                             |                           |                |      |        |
|-----------------------------|---------------------------|----------------|------|--------|
|                             | FUNCTION:                 | COMM: SAA 7010 | DATE | 5.1.83 |
|                             | Compact Disc Demodulator  | EXP: M4293     |      |        |
|                             | ISSUED BY: D. Braithwaite | 3 SH SH19      |      |        |
| MULLARD LIMITED SOUTHAMPTON |                           |                |      |        |

| <u>Pin No.</u> | <u>Name</u> | <u>Description</u>   |
|----------------|-------------|--|
| 12             | PD2         | Phase detector reference signal.<br>(see PD2)  |
| 13             | PD1         | Phase Detector output signal.<br>These outputs (PD1 and PD2) have a nominal impedance of <del>10k<math>\Omega</math></del> <sup>5k<math>\Omega</math></sup> and the differential dc content of the signals is a measure of the phase difference between the data and the internal 4.3218MHz clock. |
| 14             | VSSD        | Digital Ground. Main ground terminal.  |
| 15             | VDD2        | + 12 V Supply.   |
| 16             | OA1         | Non-inverting input to the Operational Amplifier.  |
| 17             | OA2         | Inverting input to the Operational Amplifier.  |
| 18             | OA3         | Source follower output of Operational Amplifier.   |
| 19             | VSSA        | Analogue Ground. Ground terminal for Operational Amplifier only. Connected internally to VSSD via a nominal 25 $\Omega$ resistor.  |
| 20             | VC01        | Input to Voltage Controlled Oscillator amplifier. The amplifier is a simple inverter designed for up to 10MHz operation. The frequency control is achieved via an external 'Varicap' tuned circuit.  |
| 21             | VC02        | Output from Voltage Controlled Oscillator amplifier. The load for the inverting transistor may be turned off for test purposes by reducing VDD2 to 0V.   |
| 22             | CEFM        | A push-pull output from the internal 4.3218MHz clock generator.  |
| 23             | FD          | Three state push-pull output from the Frequency Detector. This output has a nominal 1k $\Omega$ impedance when active but assumes a high impedance state once the system is in lock. This pin is also used as an input to synchronise the clock generator for test purposes when TEST is high.     |
| 24             | FSDE        | Push-pull output for Frame Sync signal to ERCO. A positive going pulse occurring at the end of each data frame (nominal frequency 7.35KHz). (See figure 3)   |
| 25             | SSDE        | Push-pull output for Symbol Sync. signal to ERCO. A negative going pulse occurring during the last bit of each data symbol (nominal frequency 254KHz) (See figure 3)   |

ALL RIGHTS STRICTLY RESERVED  
REPRODUCTION OR ISSUE TO THIRD PARTIES IN ANY FORM WHATSOEVER

|                             |                           |                |      |         |
|-----------------------------|---------------------------|----------------|------|---------|
|                             | FUNCTION:                 | COMM: SAA 7010 | DATE | 5.1.83. |
|                             | Compact Disc Demodulator  | EXP: M4293     |      |         |
|                             | ISSUED BY: D. Braithwaite | 4 SH SH        | 19   |         |
| MULLARD LIMITED SOUTHAMPTON |                           |                |      |         |

| <u>Pin No.</u> | <u>Name</u> | <u>Description</u>  |
|----------------|-------------|---|
| 26             | CLDE        | Push-pull output for Data bit clock to ERCO. An 8 bit burst clock at nominally 2.1609MHz which is used to synchronise the data to ERCO (see figure 3).  |
| 27             | DADE/DEFM   | Push-pull output for Data to ERCO. Serial data consisting of 32 X 8 bit symbols per frame which is synchronised to CLDE. (See figure 3) This output is converted to DEFM when CRI is low. DEFM is the digital signal appearing at the output of the Data Slicer and can be used in conjunction with CEFM for external demodulation systems. |
| 28             | VDD1        | + 5V supply.  |

ALL RIGHTS STRICTLY RESERVED  
REPRODUCTION OR ISSUE TO THIRD  
PARTIES IN ANY FORM WHATSOEVER

FUNCTION:

Compact Disc Demodulator

COMM: SAA 7010

DATE

5.1.83

EXP: M4293

ISSUED BY: D. Braithwaite

5 SH SH 19

MULLARD LIMITED SOUTHAMPTON

| Electrical Characteristics  | Symbol                     | value |     |       | unit |
|---|----------------------------|-------|-----|-------|------|
|   |                            | min   | typ | max   |      |
| Absolute Ratings (VSSA = VSSD = 0V)   |                            |       |     |       |      |
| Operating ambient temperature   | Tamb                       | -20   |     | +70   | °C   |
| Storage temperature   | Tstg                       | -55   |     | +125  | °C   |
| Back Bias Supply Voltage  | VBB                        | -4.0  |     | +0.3  | V    |
| Supply Voltage 1  | V <sub>DD1</sub>           | -0.3  |     | +7.5  | V    |
| Supply Voltage 2  | V <sub>DD2</sub>           | -0.3  |     | +15   | V    |
| Input Voltage   | V <sub>I</sub> max         | -0.3  |     | +7.5  | V    |
| Output Voltage (except FD, OA3)   | V <sub>O</sub> max         | -0.3  |     | +7.5  | V    |
| Output Voltage (FD, OA3 only)   | V <sub>O</sub> (FD,OA3)max | -0.3  |     | +15   | V    |
| Output current (each output)  | I <sub>o</sub> max         |       |     | 10    | mA   |
| Electrostatic handling<br>(equivalent to discharging a 250pF<br>capacitor through a 1k $\Omega$ series<br>resistor) | V <sub>DS</sub>            | -1000 |     | +1000 | V    |

ALL RIGHTS STRICTLY RESERVED  
REPRODUCTION OR ISSUE TO THIRD PARTIES IN ANY FORM WHATSOEVER IS NOT PERMITTED WITHOUT WRITTEN

FUNCTION:

Compact Disc Demodulator

ISSUED BY: D .Braithwaite

COMM: SAA 7010

EXP: M4293

6 SH SH 19

DATE

5.1.83

MULLIARD LIMITED SOUTHAMPTON

| Electrical Characteristics<br>Operating   | notes | symbol          | value          |                |              | unit       |
|---|-------|-----------------|----------------|----------------|--------------|------------|
|   |       |                 | min            | typ            | max          |            |
| The following applies for<br>Tamb = -20°C to +70°C and $V_{SSA} = V_{SSD} = 0$ Volt   |       |                 |                |                |              |            |
| Back Bias Supply Voltage  |       | VBB             | -3.0           | -2.5           | -2.0         | V          |
| Supply Voltage 1  |       | VDD1            | 4.5            | 5.0            | 5.5          | V          |
| Supply Voltage 2  |       | VDD2            | 10.8           | 12.0           | 13.2         | V          |
| Supply Current 1  |       | IDD1            | <del>30</del>  | tbm            | 150          | mA         |
| Supply Current 2  |       | IDD2            | <del>4</del>   | tbm            | 21           | mA         |
| Back Bias Supply Current  |       | IBB             |                |                | -500         | uA         |
| Total Power Dissipation   |       | PD              |                | 500            |              | mW         |
| The following applies for<br>Tamb = -20°C to + 70°C   |       |                 |                |                |              |            |
| VDD1 = 4.5V to 5.5V   |       |                 |                |                |              |            |
| VDD2 = 10.8V to 13.2V   |       |                 |                |                |              |            |
| VSSA = VSSD = 0V  |       |                 |                |                |              |            |
| VBB = -2.0V to - 3.0V<br>unless otherwise stated  |       |                 |                |                |              |            |
| <u>INPUT: HFD/TEST, <math>\overline{CR1}</math></u>   |       |                 |                |                |              |            |
| Input voltage low   |       | VIL             | -0.3           |                | 0.8          | V          |
| Input voltage high  |       | VIH             | 2.4            |                | 6.5          | V          |
| Input voltage low (TEST only)   |       | VIL(TEST)       | -0.3           |                | 6.5          | V          |
| Input voltage high (TEST only)  |       | VIH(TEST)       | <del>2.4</del> | $V_{DD2}^{-1}$ | VDD2         | V          |
| Input current   | (1)   | IIN             | -1             |                | +1           | uA         |
| Input capacitance   |       | CIN             |                |                | 7            | pF         |
| <u>OUTPUTS: DADE/DEFM, <math>\overline{CLDE}</math>, FSDE, <math>\overline{SSDE}</math>,<br/>SBCL, SDATA, P, SWCL, <math>\overline{CEFM}</math></u> |       |                 |                |                |              |            |
| Output voltage low at $I_{OL} = -1.6$ mA  |       | VOL             | 0              |                | 0.4          | V          |
| Output voltage high at $I_{OH} = +0.2$ mA   |       | VOH             | 3.0            |                | VDD1         | V          |
| Load capacitance  |       | CL              |                |                | +0.5<br>150  | pF         |
| <u>OUTPUT: FD</u>   |       |                 |                |                |              |            |
| Output voltage low at $I_{OL} = -100$ uA  |       | VOL             | 0              |                | 0.5          | V          |
| Output voltage high at $I_{OH} = 100$ uA  |       | VOH             | 8              |                | VDD2<br>+0.5 | V          |
| Output leakage current for $V_O = 0$ -6V  | (3)   | I <sub>LE</sub> | -1             |                | +1           | uA         |
| Output impedance  |       | Z <sub>O</sub>  |                | 1              |              | K $\Omega$ |

FUNCTION:

Compact Disc Demodulator

COMM: SAA 7010

DATE

5.1.83

EXP: M4293

ISSUED BY: D. Braithwaite

7 SH/SH 19

| Electrical Characteristics<br>Operating                    | notes | Symbols                                   | Value |      |      | unit       |
|--|-------|---|-------|------|------|------------|
|  |       |   | min   | typ  | max  |            |
| <u>OUTPUTS: PD1, PD2 (see figure 8)</u>                    |       |   |       |      |      |            |
| Output Impedance   |       | $Z_0$                                     | 2     | 5    | 10   | K          |
| Output Impedance matching                                  |       | $\frac{Z_{01} - Z_{02}}{Z_{01} + Z_{02}}$ |       |      | +10  | %          |
| Phase Detector control range                               |       | $\theta_e$                                | -2.1  |      | +2.1 | rad        |
| Phase Detector gain factor                                 | (15)  | Kd  |       | 0.16 |      | V/rad      |
| Common mode output voltage                                 | (15)  | Vdcm                                      |       | 4    |      | V          |
| <u>ANALOGUE CIRCUIT CHARACTERISTICS</u>                    |       |   |       |      |      |            |
| <u>Input Level Detector</u>                                |       |   |       |      |      |            |
| <u>INPUTS: HF11 or HF12</u>                                |       |   |       |      |      |            |
| Input voltage range (AC)                                   |       | VIAC                                      | 0.25  |      | 2.5  | Vp-p       |
| Input impedance - normal                                   | (16)  | ZIN                                       | tbf   |      | tbf  | K $\Omega$ |
| Input impedance - disabled                                 | (16)  | ZID                                       | tbf   |      | tbf  | K $\Omega$ |
| Input capacitance  |       | CIN                                       |       |      | 7    | pF         |
| <u>OUTPUT: FB</u>  |       |   |       |      |      |            |
| Output current (VFB = 2V)                                  |       | $\pm$ IFB                                 | 40    | 150  | 330  | $\mu$ A    |
| <u>OUTPUT: DEFM</u>  |       |   |       |      |      |            |
| Duty cycle of output waveform with a 50KHz sine wave input | (17)  |   | 47.5  | 50   | 52.5 | %          |
| <u>PLL FILTER OP AMP</u>                                   |       |   |       |      |      |            |
| <u>INPUTS: OA1, OA2</u>                                    |       |   |       |      |      |            |
| Common-mode voltage range                                  |       | V <sub>ICM</sub>                          | 1.5   |      | 6    | V          |
| Input offset voltage                                       |       | V <sub>IOF</sub>                          | -2030 |      | +30  | mV         |
| Input current  | (1)   | I <sub>IN</sub>                           | -1    |      | +1   | $\mu$ A    |
| Input offset current                                       | (4)   | I <sub>IOF</sub>                          | -0.1  |      | +0.1 | $\mu$ A    |

ALL RIGHTS STRICTLY RESERVED  
REPRODUCTION OR ISSUE TO THIRD PARTIES IN ANY FORM WHATSOEVER

FUNCTION:

Compact Disc Demodulator

COMM: SAA7010

EXP: M4293

DATE

5.1.83

ISSUED BY: D. Braithwaite

8 SH SH 19



| Electrical Characteristics  | Operating | notes   | Symbol         | value |      |                 | uni        |
|---|-----------|---------|----------------|-------|------|-----------------|------------|
|   |           |         |                | min   | typ  | max             |            |
| Input capacitance   |           |         | $C_{IN}$       |       |      | 7               | pF         |
| CMR ratio   |           |         |                | 40    |      |                 | dB         |
| Open loop gain (DC)   |           |         |                | 40    |      |                 | dB         |
| Gain Bandwidth product (20dB/decade roll off)                         |           |         |                | 1     | 5    |                 | MHz        |
| <u>OUTPUT: OA3</u>  |           |         |                |       |      |                 |            |
| Output voltage low at $I_{OL} = -1mA$                                 |           |         | $V_{OL}$       | 0     |      | 1               | V          |
| Output voltage high at $I_{OH} = 1mA$                                 |           |         | $V_{OH}$       | 8     |      | VDD2 +0.5       | V          |
| <u>VCO AMPLIFIER</u> VC01, VC02                                       |           |         |                |       |      |                 |            |
| Mutual conductance at 100KHz  |           | ) See   | $g_m$          | 1.5   |      |                 | mA/V       |
| Bandwidth (-3dB cut off frequency)                                    |           | } Fig 9 | $B_{gm}$       | 20    |      |                 | MHz        |
| Input capacitance   |           |         | $C_{IN}$       |       |      | 7               | pF         |
| Output capacitance  |           |         | $C_{OUT}$      |       |      | <del>15</del> 7 | pF         |
| Feedback capacitance  |           |         | $C_{FB}$       |       |      | 5               | pF         |
| Input leakage   |           | (1)     | $I_{IN}$       | -1    |      | +1              | $\mu A$    |
| Output current (at 10MHz)   |           |         | $I_{out}$      | -1    |      | +1              | mA         |
| Small signal voltage gain at 100KHz                                   |           | See     | $A_v$          | 4     |      |                 | V/V        |
| <u>TIMING</u>   |           |         |                |       |      |                 |            |
| Operating frequency (except VCO)                                      |           |         | $F_{cefm}$     | 0.1   |      | 5               | MHz        |
| Operating frequency (VCO only)  |           |         | $F_{vco}$      | 0.2   |      | 10              | MHz        |
| <u>OUTPUTS: CLDE, DADE, SSDE, FSDE, CEFM</u> (6,12)<br>(see Figure 5) |           |         |                |       |      |                 |            |
| Output rise time  |           |         | $t_{OR}$       |       |      | 50              | ns         |
| Output fall time  |           |         | $t_{OF}$       |       |      | 40              | ns         |
| CLDE period   |           |         | $t_{OCP}$      | 400   |      |                 | ns         |
| CLDE high time  |           |         | $t_{OCH}$      | 150   |      |                 | ns         |
| CLDE low time   |           |         | $t_{OCL}$      | 150   |      |                 | ns         |
| DADE/SSDE/FSDE to CLDE set up   |           |         | $t_{ODS}$      | 100   |      |                 | ns         |
| CLDE to DADE/SSDE/FSDE hold   |           |         | $t_{ODH}$      | 100   |      |                 | ns         |
| SSDE low time   |           | (7)     | $t_{SSL}$      |       |      | 3               | CEFM peric |
| CLDE low time during FSDE   |           | (8)     | $t_{OCG}$      | 16    |      | 46              | CEFM peric |
| CLDE to CEFM set up   |           |         | $t_{ODSE}$     |       |      | 100             | peric      |
| CEFM to CLDE hold   |           |         | $t_{ODHE}$     |       |      | 100             | nsec       |
| FUNCTION:   |           |         | FORM: SAA 7010 |       | DATE |                 | 5.1.83     |
| Compact Disc Demodulator  |           |         | EXP: M4293     |       |      |                 |            |
| ISSUED BY: D. Braithwaite   |           |         | 9 SH SH 19     |       |      |                 |            |

ALL RIGHTS STRICTLY RESERVED  
 REPRODUCTION OR ISSUE TO THIRD PARTIES IN ANY FORM WHATSOEVER IS NOT PERMITTED WITHOUT WRITTEN

| Electrical Characteristics                                | notes          | symbol                       | Value |     |     | uni |
|---|----------------|------------------------------|-------|-----|-----|-----|
|   |                |                              | min   | typ | max |     |
| Operating - timing  |                |                              |       |     |     |     |
| <u>OUTPUTS:</u> SBCL, SDATA, P, SWCL<br>(see Figure 6)    | (12,13,<br>14) |                              |       |     |     |     |
| Output rise time (SECL, SDATA)                            | (6)            | t <sub>OR</sub>              |       |     | 50  | ns  |
| Output fall time (SECL, SDATA)                            | (6)            | t <sub>OF</sub>              |       |     | 40  | ns  |
| Output rise time (P, SWCL)                                | (9)            | t <sub>OSR</sub>             |       |     | 200 | ns  |
| Output fall time (P, SWCL)                                | (9)            | t <sub>OSF</sub>             |       |     | 200 | ns  |
| SBCL high time  |                | t <sub>OCH</sub>             | 150   |     |     | ns  |
| SBCL low time   |                | t <sub>OCL</sub>             | 150   |     |     | ns  |
| SDATA to SBCL set up                                      |                | t <sub>ODS</sub>             | 100   |     |     | ns  |
| P to SWCL set up  |                | t <sub>ODS<sub>P</sub></sub> | 1     |     |     | µs  |
| SBCL to SDATA hold  |                | t <sub>ODH</sub>             | 100   |     |     | ns  |
| SBCL to SWCL hold   |                | t <sub>SWH</sub>             | 0     |     | 500 | ns  |
| SWCL Duty cycle (t <sub>high</sub> /t <sub>period</sub> ) |                |                              | 40    | 50  | 60  | %   |
| <u>OUTPUT:</u> FD   | (12)           |                              |       |     |     |     |
| Output rise time  | (6)            | t <sub>FDR</sub>             |       |     | 1   | µs  |
| Output fall time  | (6)            | t <sub>FD<sub>F</sub></sub>  |       |     | 1   | µs  |
| <u>OUTPUTS:</u> DEFM, <u>CEFM</u> (see Figure 7)          | (6,12)         |                              |       |     |     |     |
| Output rise time  |                | t <sub>OR</sub>              |       |     | 50  | ns  |
| Output fall time  |                | t <sub>OF</sub>              |       |     | 40  | ns  |
| DEFM to <u>CEFM</u> set up                                | (18)           | t <sub>ODS</sub>             | 50    |     |     | ns  |
| <u>CEFM</u> to DEFM hold                                  | (18)           | t <sub>CDH</sub>             | 70    |     |     | ns  |
| <u>CEFM</u> high time                                     |                | t <sub>OCH</sub>             | 50    |     |     | ns  |
| <u>CEFM</u> low time                                      |                | t <sub>OCL</sub>             | 50    |     |     | ns  |

ALL RIGHTS STRICTLY RESERVED  
 REPRODUCTION OR ISSUE TO THIRD  
 PARTIES IN ANY FORM WHATSOEVER

|                                       |                |      |        |
|---------------------------------------|----------------|------|--------|
| FUNCTION:<br>Compact Disc Demodulator | COMM: SAA 7010 | DATE | 5.1.83 |
|                                       | EXP: M4293     |      |        |
| ISSUED BY: D. Braithwaite             | 10 SH SH 19    |      |        |

NOTES


1. Vin -0.3 to 6.5V, 25°C, measured with VDD1 = 6.5V
2. short circuit protected to VDD1 and VSS. The maximum load capacitance that can be applied before short circuit protection becomes operative is 150pF.
3. Output in high impedance state 25°C.
4. 25°C
5. all tests done within common mode voltage range
6. output loading 50pF
7.  $\overline{\text{SSDE}}$  remains low for only one negative edge of  $\overline{\text{CLDE}}$
8. excessive bit-slip may cause gap to disappear
9. output loading 150pF
10. the SYNC bit is low when a subcoding sync word is detected.
11.  $\overline{\text{CLDE}}$  remains low when FSDE is high
12. reference levels are 0.8V and 2.4V
13. output loading 50pF for SBCL and SDATA, and 150pF for SWCL and P
14. SWCL has a 50% duty cycle
15. average data run length = 5x CEFM periods
16. To measure 'normal' input impedance connect pin 6 (HFD/TEST) to 12V, for 'disabled' impedance connect pin 6 to ground
17. Connect pin 6 to 12V and pin 11 to ground
18. Free running VCO frequency tuned to nominal & PLL in lock with a typical application circuit is shown in Figure 1.

ALL RIGHTS STRICTLY RESERVED  
 REPRODUCTION OR ISSUE TO THIRD  
 PARTIES IN ANY FORM WHATSOEVER

|                             |    |                |      |          |
|-----------------------------|----|----------------|------|----------|
| FUNCTION:                   |    | COMM: SAA 7010 | DATE | 5..1.83. |
| Compact Disc Demodulator    |    | EXP: M4293     |      |          |
| ISSUED BY: D. Braithwaite   | 11 | SH             | SH   | 19       |
| MULLARD LIMITED SOUTHAMPTON |    |                |      |          |



ALL RIGHTS RESERVED  
 REPRODUCTION IN WHOLE OR IN PART WITHOUT PERMISSION IS PROHIBITED



\* = Merging and Low Frequency Suppression Bits

FIGURE 2 - HF Input Waveform

|                                       |                |      |        |
|---------------------------------------|----------------|------|--------|
| FUNCTION:<br>Compact Disc Demodulator | COMM: SAA 7010 | DATE | 5.1.83 |
| ISSUED BY: D. Braithwaite             | EXP: M4293     |      |        |
|                                       | 13 SH SH 19    |      |        |

ALL REPRODUCTION RIGHTS RESERVED  
 NO PART OF THIS PUBLICATION  
 MAY BE REPRODUCED OR  
 TRANSMITTED IN ANY FORM  
 OR BY ANY MEANS  
 WITHOUT PERMISSION IN WRITING  
 FROM THE PUBLISHER

FIGURE 3 - Output Waveforms (To ERCO)





FIGURE 4 - Output Waveforms (Subcoding)



FUNCTION:  
Compact Disc Demodulator

COMM: SAA 7010

DATE

5.1.83


EXP: M4293

ISSUED BY: D. Braithwaite

14 SH SF 19

MULLARD LIMITED SOUTHAMPTON

ALL RIGHTS RESERVED  
 REPRODUCTION OR ISSUE TO THIRD PARTIES IN ANY FORM WHATSOEVER



See Notes (6), (12)

Figure 5. Output Waveform Timing (to ERCO)

|                                    |               |              |
|------------------------------------|---------------|--------------|
| FUNCTION: Compact Disc Demodulator | COMM: SAA7010 | DATE: 5.1.83 |
| ISSUED BY: D. Braithwaite          | EXP: M4293    |              |
|                                    | 15 SH SH 19   |              |
| MULLARD LIMITED SOUTHAMPTON        |               |              |

ALL RIGHTS STRICTLY RESERVED  
 REPRODUCTION OR ISSUE TO THIRD  
 PARTIES IN ANY FORM WHATSOEVER




FIGURE 6 - Output Waveform Timing (Sub Coding)

|                           |  |                |      |        |
|---------------------------|--|----------------|------|--------|
| FUNCTION:                 |  | COMM: SAA 7010 | DATE | 5.1.83 |
| Compact Disc Demodulator  |  | EXP: M4293     |      |        |
| ISSUED BY: D. Braithwaite |  | 16             | SE   | SE 19  |

see Notes 12, 13 and 14



ALL RIGHTS RESERVED  
 REPRODUCTION IN WHOLE OR IN PART WITHOUT PERMISSION IS PROHIBITED




FIGURE 7 - Output Waveform Timing (EFM outputs)

see notes 6, 12

|                             |                                       |                              |                |
|-----------------------------|---------------------------------------|------------------------------|----------------|
|                             | FUNCTION:<br>Compact Disc Demodulator | COMM: SAA 7010<br>EXP: M4293 | DATE<br>5/1/83 |
|                             | ISSUED BY: D. Braithwaite             | 17 SH SH 19                  |                |
| MULLARD LIMITED SOUTHAMPTON |                                       |                              |                |

ALL RIGHTS RESERVED  
 REPRODUCTION OR ISSUE TO THIRD PARTIES IN ANY FORM WHATSOEVER IS PROHIBITED





Figure 8 Typical Phase Detector Characteristic

|                                    |               |      |        |
|------------------------------------|---------------|------|--------|
| FUNCTION: Compact Disc Demodulator | COMM: SAA7010 | DATE | 5.1.83 |
| ISSUED BY: D. Braithwaite          | EXP: M4293    |      |        |
|                                    | 18 SH SH 19   |      |        |




$$g_m = \frac{I_o}{V_i} = \frac{10 \times V_o}{V_i} \quad \text{mA/V}$$

Figure 9 Measurement circuit for VCO voltage gain and  $g_m$

ALL RIGHTS STRICTLY RESERVED  
 REPRODUCTION OR ISSUE TO THIRD  
 PARTIES IN ANY FORM WHATEVER

|  |                                    |               |      |        |
|--|------------------------------------|---------------|------|--------|
|  | FUNCTION: Compact Disc Demodulator | COMM: SAA7010 | DATE | 5.1.83 |
|  |                                    | EXP: M4293    |      |        |
|  | ISSUED BY: D. Braithwaite          | 19            | SH   | SH 19  |

Simplified Block Diagram for the Compact Disc Digital Audio System

SYSTEM DESCRIPTION

The information contained in the pit structures on the disc is converted to a coded input signal via the Optical Pick-up Unit. This signal is amplified and filtered to remove the low frequency tracking information and to equalise the frequency response.

The M4290 DEMOD re-generates the data rate bit clock and timing signals from the H.F. input signal. This EFM modulated signal is decoded into a N.R.Z. form and the subcoding data extracted and fed to the external Subcoding Microprocessor. The decoded 8 bit data symbols are fed serially into the Error Corrector I.C. together with timing signals.

FUNCTION:

Compact Disc System

COMP: SAA 7010

DATE

5.1.83

EXP: M4293

ISSUED BY: D. Noble

1 SH SH 2

The M4280 ERCO corrects up to two erroneous symbols per frame in the data received from DEMOD. The necessary de-interleaving to obtain the required data format is achieved by writing out the data in 8 bit parallel symbols to an external RAM and then reading it back in a defined sequence. After all possible corrections have been made the data is fed out of ERCO in a 16 bit serial format. A further function of ERCO is to re-synchronise the data to a steady 2.1168MHz clock rate derived from a 4.2336MHz crystal oscillator on the CIM I.C. This removes any jitter from the data while further operations eliminate wow and flutter plus any F.M. content in the data signal. If the ERCO is unable to correct error bits then the uncorrected data is passed to CIM together with an Unreliable Data warning signal.

The M4300 CIM accepts the 16 bit serial data and acts in such a way that, if the Unreliable Data signal is received, the effect of the errors is minimised. If the error results in a single unreliable sample then this is interpolated by replacing it by a new sample whose value is calculated from the values of the good sample immediately preceding it and that succeeding it. If a string of unreliable samples is received then the output is muted by replacing unreliable samples with zero value samples and reducing the value of the thirty samples preceding and succeeding them to smooth out the effects of the transition. The output of CIM is split into fourteen or sixteen bit stereo left or right data in Offset Binary or Twos Complement format.

The M4550 FIL is a digital interpolating filter which improves the signal to noise ratio. It also enables a simpler analogue filter to be used after the Digital to Analogue Converter (DAC). The M4550 is a low pass digital transversal filter with 96 taps. The stereo output is organised in serial fourteen bit samples with the M.S.B. first. It is switchable between Offset Binary and Twos Complement code. The output sample frequency is 176.4KHz which is four times the input sampling frequency.


|                             |                     |               |      |        |
|-----------------------------|---------------------|---------------|------|--------|
|                             | FUNCTION:           | COM: SAA 7010 | DATE | 5.1.83 |
|                             | Compact Disc System | EXP: M4293    |      |        |
|                             | ISSUED BY: D. Noble | 2             | SR   | 2      |
| MULLARD LIMITED SOUTHAMPTON |                     |               |      |        |

APPENDIX II

EFM Encoding System

The Eight to Fourteen Modulation (EFM) code used in the Compact Disc Digital Audio system is designed to restrict the bandwidth of the data on the disc and present a d.c. free signal signal to the demodulator. The actual number of bits per symbol is 17 which includes 3 merging bits which also help to remove the d.c. content.

Table 1 shows the conversion from 8 bit NRZ symbols to the equivalent 14 bit symbols. The 14 bit symbols are given in NRZ-I representation in which a 1 means a transition at the beginning of that bit from high-low or low to high i.e.



C1 is the first bit of the 14 bit symbol read from the disc and D1 is the Most Significant Bit (MSB) of data which appears first at the DADE output from DEMOD.

The codes shown in Table 1 cover the normal 256 possibilities for an 8 bit data word. However, there are several other combinations of 14 bit codes which, although they obey the EFM rules for maximum and minimum run length, will produce unspecified output data symbols. Two of these extra codes are used in the subcoding data to define a subcoding frame sync.

These are:-

| D1              | D8   | C1                            | C14 |
|-----------------|------|-------------------------------|-----|
| 1 1 1 1 1 0 0 0 |      | 0 0 1 0 0 0 0 0 0 0 0 0 0 1   |     |
| 1 0 1 1 1 1 1 0 |      | 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 |     |
| W V U T S R Q   | SYNC |                               |     |

When a subcoding frame sync is detected the P bit of the data is ignored by the debounce circuitry. The remaining bits Q - W are not specified in the system but will always be as shown from this device.

ALL RIGHTS STRICTLY RESERVED REPRODUCTION OR ISSUE TO THIRD PARTIES IN ANY FORM WHATSOEVER WITHOUT PERMISSION IS PROHIBITED

|                                       |                |      |        |
|---------------------------------------|----------------|------|--------|
| FUNCTION:<br>Compact Disc Demodulator | COMM: SAA 7010 | DATE | 5.1.83 |
|                                       | EXP: M4293     |      |        |
| ISSUED BY: D. Braithwaite             | 1 SH SH        | 2    |        |